Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revision Previous revision
Next revision
Previous revision
Next revisionBoth sides next revision
toh:observatelecom:vh4032n [2019/01/27 10:40] – [GPIOs] danitooltoh:observatelecom:vh4032n [2023/05/17 17:39] – [Hardware Highlights] 1Gbit ports danitool
Line 1: Line 1:
 ====== Observa Telecom VH4032N  ======= ====== Observa Telecom VH4032N  =======
  
-{{:media:observa:vh4032n-case.png?nolink&0x250|}} +{{:media:observa:vh4032n-case.png?nolink&160|}}
  
 Router provided to Vodafone VDSL customers. Router provided to Vodafone VDSL customers.
 +
 +{{section>meta:infobox:broadcom_dsl#infobox_for_dataentries&noheader&nofooter&noeditbutton}}
 +
 +{{section>meta:infobox:broadcom_wifi#infobox_for_dataentries&noheader&nofooter&noeditbutton}}
  
 ===== Supported Versions ===== ===== Supported Versions =====
Line 14: Line 17:
 ---- ----
  
-{{section>meta:infobox:broadcom_dsl#infobox_for_dataentries&noheader&nofooter&noeditbutton}} +
-{{section>meta:infobox:broadcom_wifi#infobox_for_dataentries&noheader&nofooter&noeditbutton}}+
 ===== Hardware Highlights ===== ===== Hardware Highlights =====
 ---- datatable ---- ---- datatable ----
-cols    : Model, Versions, CPU, CPU MHz, Flash MB_mbflashs, RAM MB_mbram, WLAN Hardware, WLAN 2.4Ghz, WLAN 5.0Ghz, Ethernet 100M ports_, Ethernet Gbit ports_, Modem, USB ports_ +cols    : Model, CPU, CPU MHz, CPU Cores_numcores_, Flash MB_mbflashs, RAM MB_mbram, WLAN Hardware, WLAN 2.4Ghz, WLAN 5.0Ghz, Ethernet 100M ports_, Ethernet 1Gbit ports_, Modem, USB ports_ 
-header  : Model, Version,SoC,CPU MHz,Flash MB,RAM MB,WLAN Hardware,WLAN2.4,WLAN5.0,100M ports,Gbit ports,Modem,USB+header  : Model, SoC,CPU MHz,CPU Cores,Flash MB,RAM MB,WLAN Hardware,WLAN2.4,WLAN5.0,100M ports,1Gbit ports,Modem,USB
 align   : c,c,c,c,c,c,c,c,c,c,c,c,c align   : c,c,c,c,c,c,c,c,c,c,c,c,c
 filter  : Model=VH4032N filter  : Model=VH4032N
Line 34: Line 36:
  
 <WRAP center round info 80%> <WRAP center round info 80%>
-The 18.06 release has some bugs in this router caused by the migration to the pinctrl drivers. +Comments on old versions: 
- +  * The 5GHz band is supported since 19.07.7, commit [[commit>a0e0e62]]. 
-The recommended and tested version is 17.01: +  * The 18.06 release has some bugs in this router caused by the migration to the pinctrl drivers. This can cause odd wifi behavior
- +    * [[commit>5af04f0d94a229|brcm63xxVH4032N: add missing pinctrl]] (not backported to 18.06 ) 
-http://downloads.openwrt.org/releases/17.01.6/targets/brcm63xx/smp/lede-17.01.6-brcm63xx-smp-VH4032N-squashfs-cfe.bin+    * See [[#18_06_patch]] 
 +  * The 17.01 release works ok but without connectivity between LAN ports. 
 +    * [[commit>e08ef42b24f|brcm63xx: fix ethernet switch core reset mask for BCM6368]] (not backported to 17.01)
 </WRAP> </WRAP>
  
Line 62: Line 66:
  
 ==== OEM easy install ==== ==== OEM easy install ====
-This procedure was succesfully tested under the OEM firmware version 0.2.72. +This procedure was succesfully tested under the OEM firmware version 0.2.72 ([[https://drive.google.com/uc?export=download&id=1RI1Sj9mx3t63D9oYetJyJFKWw4kkvn_M|VH4032N-firmware_OEM-V0.2.72.bin]])
  
-We'll need to get admin access to the OEM firmware web interface. Therefore if you don't know the admin password, first a factory reset to the default config is required, otherwise start at step 4.+We'll need to get admin access to the OEM firmware web interface. Therefore if you don't know the admin password, first a factory reset to the default config is required, otherwise start at **step 4**. 
 +<WRAP center round info 60%> 
 + You can also set the OEM admin password with this method (no reset to defaults required), and then continue the installation at **step 4**: 
 +  * Login into router's the web interface as an unprivilegied user: 
 +    * Address:  ''%%http://192.168.0.1%%'' 
 +    * User:     ''vodafone'' 
 +    * Password: ''vodafone'' 
 +  * Go to this address: ''%%http://192.168.0.1/password.cgi?adminPassword=1234newpass%%'' \\ where **1234newpass** is the new admin password 
 +  * Restart the router 
 +  * Login with the new credentials 
 +    * Address:  ''%%http://192.168.0.1%%'' 
 +    * User:     ''admin'' 
 +    * Password: ''1234newpass'' 
 +  * Now go to **step 4** to continue installing OpenWrt 
 +</WRAP>
   - Power on the router and wait for the OEM firmware to load.   - Power on the router and wait for the OEM firmware to load.
   - Press the reset button, hold it about 8 or more seconds until the HSPA LED turns to blue color. Release the button. Now the router will restart.   - Press the reset button, hold it about 8 or more seconds until the HSPA LED turns to blue color. Release the button. Now the router will restart.
   - Wait until the router restarted and access to its web interface:   - Wait until the router restarted and access to its web interface:
-    * Address:  ''http://192.168.0.1''+    * Address:  ''%%http://192.168.0.1%%''
     * User:     ''admin''     * User:     ''admin''
     * Password: ''VF-ESvh4032''     * Password: ''VF-ESvh4032''
   - Go to ''Management -> Update Firmware'', and select the Openwrt firmware **<nowiki>*</nowiki>-VH4032N-squashfs-cfe.bin**\\ {{:media:observa:vh4033n-oem_update.png?500|}}   - Go to ''Management -> Update Firmware'', and select the Openwrt firmware **<nowiki>*</nowiki>-VH4032N-squashfs-cfe.bin**\\ {{:media:observa:vh4033n-oem_update.png?500|}}
   - Press the ''Update'' button and wait some minutes until the update process finish\\ {{:media:observa:VH4032n-oem_updating.png?500|}}   - Press the ''Update'' button and wait some minutes until the update process finish\\ {{:media:observa:VH4032n-oem_updating.png?500|}}
-  - ssh to 192.168.1.1 and set a root password, or browse to http://192.168.1.1 if LuCI is installed.+  - ssh to 192.168.1.1 and set a root password, or browse to ''%%http://192.168.1.1%%'' if LuCI is installed. 
  
 ==== Installation via CFE web (http) server ==== ==== Installation via CFE web (http) server ====
Line 84: Line 103:
   - Plug the router's power cord and wait 3 or more seconds    - Plug the router's power cord and wait 3 or more seconds 
   - Remove the TX-RX shortcircuit.   - Remove the TX-RX shortcircuit.
-  - Browse to http://192.168.1.1, you should see this screen:\\ {{:media:doc:cfe63xx_web-upgrade.png?500|}} +  - Browse to ''%%http://192.168.1.1%%'', you should see this screen:\\ {{:media:doc:cfe63xx_web-upgrade.png?500|}} 
   - Send the new firmware and wait some minutes until the firmware upgrade finish.   - Send the new firmware and wait some minutes until the firmware upgrade finish.
-  - ssh to 192.168.1.1 and set a root password, or browse to http://192.168.1.1 if LuCI is installed.+  - ssh to 192.168.1.1 and set a root password, or browse to ''%%http://192.168.1.1%%'' if LuCI is installed.
  
 It's also possible to attach a [[docs:techref:hardware:port.serial|serial]] console (UART 3.3V TTL adapter required). Press any key at the console when starting up the router to break into CFE CLI. It's also possible to attach a [[docs:techref:hardware:port.serial|serial]] console (UART 3.3V TTL adapter required). Press any key at the console when starting up the router to break into CFE CLI.
Line 92: Line 111:
  
 ===== Hardware ===== ===== Hardware =====
- 
 ==== Info ==== ==== Info ====
-| **[[wp>Instruction set]]:**   | [[wp>MIPS architecture|MIPS]]   | +[[wp>Instruction set]]    | [[wp>MIPS architecture|MIPS]]   | 
-| **Vendor:**                                | [[wp>Broadcom]]                  | +Vendor                                 | [[wp>Broadcom]]                  | 
-| **[[docs:techref:bootloader]]:**            | [[docs:techref:bootloader:cfe|CFE]]   | +[[docs:techref:bootloader]]            | [[docs:techref:bootloader:cfe|CFE]]   | 
-| **Board ID:**                              | 96368VVW                         | +Board ID                               | 96368VVW                         | 
-| **[[docs:techref:hardware:soc|System-On-Chip]]:**   | Broadcom BCM6368                 +[[docs:techref:hardware:soc|System-On-Chip]]    | Broadcom BCM6368             
-| **[[docs:techref:hardware:cpu|CPU]]/Speed**         | BMIPS4350 v3.1 / 2x 400 MHz         +[[docs:techref:hardware:cpu|CPU]]/Speed         | BMIPS4350 v3.1 / 2x 400 MHz  
-| **Flash-Chip:**   | S29GL256P10  / 128Kbyte Sector size x 256 sectors         | +Flash-Chip    | S29GL256P10  / 128Kbyte Sector size x 256 sectors         | 
-| **Flash size:**   | 32 MiB                                       +Flash size    | 32 MiB                         
-| **RAM-Chip:**     | EM6AB160TSA-5G / DDR-400                     +RAM-Chip      | EM6AB160TSA-5G / DDR-400       
-| **RAM size:**     | 128 MiB                                      +RAM size      | 128 MiB                        
-| **Wireless:**     | BCM43222 (14e4:a8d6) 802.11b/g/n (onboard)   +Wireless      | BCM43222 (14e4:a8d6) 802.11b/g/n (onboard)    
-| **Antenna**       | 2x internal, PCB detachable (UFL connectors) +Antenna       | 2x internal, PCB detachable (UFL connectors) 
-| **Ethernet:**     | 4x 100M, BCM6368 integrated                           +Ethernet      | 4x 100M, BCM6368 integrated    
-| **USB**           | 3x 2.0  (NEC 720114 USB HUB)                 +USB           | 3x 2.0  (NEC 720114 USB HUB)   
-| **FXS VoIP**           | 2x Le89116 QVC                 | +FXS VoIP      | 2x Le89116 QVC                 | 
-| **PSU**           | 15V DC 1.2A / UMEC UP0181C-15PE                 | +PSU           | 15V DC 1.2A / UMEC UP0181C-15PE                 | 
-| **[[docs:techref:hardware:port.serial|Serial]]:**   | [[#Serial|Yes]]   | +[[docs:techref:hardware:port.serial|Serial]]    | [[#Serial|Yes]]   | 
-| **[[docs:techref:hardware:port.jtag|JTAG]]:**       | [[#JTAG|Yes]]     | +[[docs:techref:hardware:port.jtag|JTAG]]        | [[#JTAG|Yes]]     |
  
 ==== Photos ==== ==== Photos ====
Line 127: Line 144:
 //FXS VoIP://\\ //FXS VoIP://\\
 {{:media:observa:vh4032n-board_fxs_voip.jpg?300x200}} {{:media:observa:vh4032n-board_fxs_voip.jpg?300x200}}
 +
 ==== Serial ==== ==== Serial ====
 -> [[docs:techref:hardware:port.serial]] general information about the serial port, serial port cable, etc. -> [[docs:techref:hardware:port.serial]] general information about the serial port, serial port cable, etc.
Line 135: Line 153:
 You can attach the typical USB to UART 3.3V TTL serial adapter, only connect TX, RX and GND. You can attach the typical USB to UART 3.3V TTL serial adapter, only connect TX, RX and GND.
   * Baudrate: 115200   * Baudrate: 115200
 +
 +==== Wifi ====
 +**BCM43222** 802.11b/g/n onboard wifi, 2x detachable internal antennas plugged in UFL connectors inside the case. The BCM43222 chip is identified as BCMa8d6.
 +
 +In OpenWrt the **kmod-b43** driver is used by default, therefore **N mode isn't available**. For having N mode we need to install **kmod-broadcom-wl** and utilities. E.g:
 +<code bash>opkg update
 +opkg remove kmod-b43
 +opkg install kmod-brcm-wl nas wlc wl
 +rm /etc/config/wireless
 +reboot</code>
 +Be aware, broadcom wl proprietary drivers are buggy in OpenWrt.
 +
 +No physical EEPROM at the board, nor partition reserverd for this data at the flash chip. In theory, in the original firmware, the EEPROM is taken from the file ///etc/wlan/bcm43222_map.bin//
 +
 +Dumps from the OEM firmware:
 +<WRAP bootlog>
 +<nowiki># wlctl revinfo
 +vendorid 0x14e4
 +deviceid 0x4350
 +radiorev 0x62056000
 +chipnum 0xa8d6
 +chiprev 0x0
 +corerev 0x10
 +boardid 0xa8d6
 +boardvendor 0x14e4
 +boardrev P300
 +driverrev 0x50a7800
 +ucoderev 0x1fc0095
 +bus 0x1
 +phytype 0x4
 +phyrev 0x6
 +anarev 0x8
 +
 +# wlctl srdump
 +
 +  srom[000]:  0x2001  0x0000  0x04d2  0x14e4  0x4350  0x8000  0x0002  0x0000  
 +  srom[008]:  0x1730  0x1800  0x0000  0x0000  0xffff  0xffff  0xffff  0xffff  
 +  srom[016]:  0xffff  0xffff  0xffff  0xffff  0xffff  0xffff  0xffff  0xffff  
 +  srom[024]:  0xffff  0xffff  0xffff  0xffff  0xffff  0xffff  0xffff  0xffff  
 +  srom[032]:  0xffff  0xffff  0xffff  0xffff  0xffff  0xffff  0xffff  0xffff  
 +  srom[040]:  0xffff  0xffff  0xffff  0xffff  0xffff  0xffff  0xffff  0xffff  
 +  srom[048]:  0xffff  0xffff  0xffff  0xffff  0xffff  0xffff  0xffff  0xffff  
 +  srom[056]:  0xffff  0xffff  0xffff  0xffff  0xffff  0xffff  0xffff  0xffff  
 +  srom[064]:  0x5372  0x1300  0x0200  0x0000  0x0402  0x0000  0x0090  0x4c19  
 +  srom[072]:  0x2345  0x0000  0x0000  0xffff  0xffff  0xffff  0x0303  0x0202  
 +  srom[080]:  0xffff  0x0033  0xffff  0xffff  0xffff  0xffff  0xffff  0x0315  
 +  srom[088]:  0x0315  0xffff  0xffff  0xffff  0xffff  0xffff  0xffff  0xffff  
 +  srom[096]:  0x2048  0xfed7  0x15a6  0xfaee  0x3e3a  0x3a36  0xff7f  0x11b9  
 +  srom[104]:  0xfc53  0xffe6  0xfdd2  0xfe49  0xff6a  0x136e  0xfbed  0x0000  
 +  srom[112]:  0x2048  0xfee2  0x15e5  0xfaed  0x3e3a  0x3a36  0xffc8  0x12b8  
 +  srom[120]:  0xfca1  0xff9b  0x122a  0xfcc8  0xff95  0x146b  0xfbba  0x0000  
 +  srom[128]:  0xffff  0xffff  0xffff  0xffff  0xffff  0xffff  0xffff  0xffff  
 +  srom[136]:  0xffff  0xffff  0xffff  0xffff  0xffff  0xffff  0xffff  0xffff  
 +  srom[144]:  0xffff  0xffff  0xffff  0xffff  0xffff  0xffff  0xffff  0xffff  
 +  srom[152]:  0xffff  0xffff  0xffff  0xffff  0xffff  0xffff  0xffff  0xffff  
 +  srom[160]:  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  
 +  srom[168]:  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  
 +  srom[176]:  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  
 +  srom[184]:  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  
 +  srom[192]:  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  
 +  srom[200]:  0x0000  0x0000  0x0000  0x0004  0x0000  0xffff  0xffff  0xffff  
 +  srom[208]:  0xffff  0xffff  0xffff  0xffff  0xffff  0xffff  0xffff  0xffff  
 +  srom[216]:  0xffff  0xffff  0xffff  0x1108  
 +
 +# wlctl nvram_dump
 +sromrev=8
 +boardrev=0x1300
 +boardflags=0x200
 +boardflags2=0x402
 +boardtype=0x4d2
 +boardnum=9029
 +regrev=0
 +pa0b0=0xfed7
 +pa0b1=0x15a6
 +pa0b2=0xfaee
 +pa0itssit=32
 +pa0maxpwr=72
 +opo=0
 +aa2g=3
 +aa5g=3
 +ag0=2
 +ag1=2
 +ag2=255
 +ag3=255
 +pa1b0=0xff7f
 +pa1b1=0x11b9
 +pa1b2=0xfc53
 +pa1lob0=0xffe6
 +pa1lob1=0xfdd2
 +pa1lob2=0xfe49
 +pa1hib0=0xff6a
 +pa1hib1=0x136e
 +pa1hib2=0xfbed
 +pa1itssit=62
 +pa1maxpwr=58
 +pa1lomaxpwr=58
 +pa1himaxpwr=54
 +bxa2g=3
 +rssisav2g=7
 +rssismc2g=15
 +rssismf2g=15
 +bxa5g=3
 +rssisav5g=7
 +rssismc5g=15
 +rssismf5g=15
 +tri2g=255
 +tri5g=255
 +tri5gl=255
 +tri5gh=255
 +rxpo2g=-1
 +rxpo5g=-1
 +txchain=3
 +rxchain=3
 +antswitch=0
 +tssipos2g=1
 +extpagain2g=2
 +pdetrange2g=2
 +triso2g=3
 +antswctl2g=0
 +tssipos5g=1
 +extpagain5g=2
 +pdetrange5g=2
 +triso5g=3
 +antswctl5g=0
 +tempthresh=255
 +tempoffset=255
 +cck2gpo=0
 +ofdm2gpo=0
 +ofdm5gpo=0
 +ofdm5glpo=0
 +ofdm5ghpo=0
 +mcs2gpo0=0
 +mcs2gpo1=0
 +mcs2gpo2=0
 +mcs2gpo3=0
 +mcs2gpo4=0
 +mcs2gpo5=0
 +mcs2gpo6=0
 +mcs2gpo7=0
 +mcs5gpo0=0
 +mcs5gpo1=0
 +mcs5gpo2=0
 +mcs5gpo3=0
 +mcs5gpo4=0
 +mcs5gpo5=0
 +mcs5gpo6=0
 +mcs5gpo7=0
 +mcs5glpo0=0
 +mcs5glpo1=0
 +mcs5glpo2=0
 +mcs5glpo3=0
 +mcs5glpo4=0
 +mcs5glpo5=0
 +mcs5glpo6=0
 +mcs5glpo7=0
 +mcs5ghpo0=0
 +mcs5ghpo1=0
 +mcs5ghpo2=0
 +mcs5ghpo3=0
 +mcs5ghpo4=0
 +mcs5ghpo5=0
 +mcs5ghpo6=0
 +mcs5ghpo7=0
 +cddpo=0
 +stbcpo=0
 +bw40po=4
 +bwduppo=0
 +ccode=
 +macaddr=00:90:4c:19:23:45
 +maxp2ga0=72
 +itt2ga0=32
 +itt5ga0=62
 +pa2gw0a0=0xfed7
 +pa2gw1a0=0x15a6
 +pa2gw2a0=0xfaee
 +maxp5ga0=58
 +maxp5gha0=54
 +maxp5gla0=58
 +pa5gw0a0=0xff7f
 +pa5gw1a0=0x11b9
 +pa5gw2a0=0xfc53
 +pa5glw0a0=0xffe6
 +pa5glw1a0=0xfdd2
 +pa5glw2a0=0xfe49
 +pa5ghw0a0=0xff6a
 +pa5ghw1a0=0x136e
 +pa5ghw2a0=0xfbed
 +maxp2ga1=72
 +itt2ga1=32
 +itt5ga1=62
 +pa2gw0a1=0xfee2
 +pa2gw1a1=0x15e5
 +pa2gw2a1=0xfaed
 +maxp5ga1=58
 +maxp5gha1=54
 +maxp5gla1=58
 +pa5gw0a1=0xffc8
 +pa5gw1a1=0x12b8
 +pa5gw2a1=0xfca1
 +pa5glw0a1=0xff9b
 +pa5glw1a1=0x122a
 +pa5glw2a1=0xfcc8
 +pa5ghw0a1=0xff95
 +pa5ghw1a1=0x146b
 +pa5ghw2a1=0xfbba
 +maxp2ga2=255
 +itt2ga2=255
 +itt5ga2=255
 +pa2gw0a2=0xffff
 +pa2gw1a2=0xffff
 +pa2gw2a2=0xffff
 +maxp5ga2=255
 +maxp5gha2=255
 +maxp5gla2=255
 +pa5gw0a2=0xffff
 +pa5gw1a2=0xffff
 +pa5gw2a2=0xffff
 +pa5glw0a2=0xffff
 +pa5glw1a2=0xffff
 +pa5glw2a2=0xffff
 +pa5ghw0a2=0xffff
 +pa5ghw1a2=0xffff
 +pa5ghw2a2=0xffff
 +maxp2ga3=255
 +itt2ga3=255
 +itt5ga3=255
 +pa2gw0a3=0xffff
 +pa2gw1a3=0xffff
 +pa2gw2a3=0xffff
 +maxp5ga3=255
 +maxp5gha3=255
 +maxp5gla3=255
 +pa5gw0a3=0xffff
 +pa5gw1a3=0xffff
 +pa5gw2a3=0xffff
 +pa5glw0a3=0xffff
 +pa5glw1a3=0xffff
 +pa5glw2a3=0xffff
 +pa5ghw0a3=0xffff
 +pa5ghw1a3=0xffff
 +pa5ghw2a3=0xffff
 +devid=0x4350
 +
 +
 +</nowiki>
 +</WRAP>\\
  
 ==== JTAG ==== ==== JTAG ====
Line 140: Line 404:
  
 12 pin J201 pinheader, near the serial port: 12 pin J201 pinheader, near the serial port:
-  1  ^   GND + 
-|  TDI ^  3  ^   GND  +<a2s> 
-|  TDO ^  5  ^   GND +         #--------# 
-|  TMS ^  7  ^   GND +   nTRST |#- .-.| GND 
-|  TCK ^  9  ^  10  GND +       |#-#  '-'2 
- ^  11  ^  12  | GND |+                
 +     TDI |.-.  .-.| GND 
 +       |'-'  '-'4 
 +                
 +     TDO |.-.  .-.| GND 
 +       |'-'  '-'6 
 +                
 +     TMS |.-.  .-.| GND 
 +       |'-'  '-'8 
 +                
 +     TCK |.-.  .-.| GND 
 +       |'-'  '-'10 
 +                
 +   nSRST |.- .-.| GND 
 +      11 |'-'  '-'| 12 
 +         #--------#       J201 
 +</a2s> 
  
 Not yet verified/tested. Not yet verified/tested.
Line 172: Line 453:
 | 19 |      | <color blue>PCI REQ0#</color>             | | 19 |      | <color blue>PCI REQ0#</color>             |
 | 20 |      | <color blue>PCI GNT0#</color>              | | 20 |      | <color blue>PCI GNT0#</color>              |
-| 21 |      | R246              |+| 21 |      | <color blue>PCI IDSEL#</color>, R246              |
 | 22 | high | <color green>LED Power blue</color> | | 22 | high | <color green>LED Power blue</color> |
 | 23 |      | R247              | | 23 |      | R247              |
Line 196: Line 477:
 ==== Overclocking ==== ==== Overclocking ====
  
-As default the CPU is configured to operate at 400 MHz. Soldering a 4,7 kohm resistor at R238, R235 and R240, will configure the CPU to operate at 533 MHz+As default the CPU is configured to operate at 400 MHz. Soldering a 4,7 kohm resistor at R238, R242 and R240, will configure the CPU to operate at 533 MHz
  
 {{:media:observa:vh4032n-overclock_533_mhz.jpg?direct&400|}} {{:media:observa:vh4032n-overclock_533_mhz.jpg?direct&400|}}
Line 1403: Line 1684:
 </nowiki> </nowiki>
 </WRAP>\\ </WRAP>\\
 +===== Misc =====
 +==== 18.06 patch ====
 +To use the 18.06 release you need to build your custom firmware after applying this patch:
 +<code diff>diff --git a/target/linux/brcm63xx/dts/vh4032n.dts b/target/linux/brcm63xx/dts/vh4032n.dts
 +index 1296fbf..1aff38f 100644
 +--- a/target/linux/brcm63xx/dts/vh4032n.dts
 ++++ b/target/linux/brcm63xx/dts/vh4032n.dts
 +@@ -68,16 +68,30 @@
 +  label = "VH4032N:red:voice";
 +  gpios = <&pinctrl 26 1>;
 +  };
 ++ /* Workaround: enable the USB hub using a fake LED */
 ++ usb-hub-reset {
 ++ label = "usb-hub-reset-gpio";
 ++ gpios = <&pinctrl 27 0>;
 ++ default-state = "on";
 ++ };
 +  };
 + };
 + 
 + &pinctrl {
 +- usb_hub_reset {
 +- gpio-hog;
 +- gpios = <27 0>;
 +- output-high;
 +- line-name = "usb-hub-reset-gpio";
 +- };
 ++       pinctrl-names = "default";
 ++       pinctrl-0 = <&pinctrl_pci &pinctrl_ephy0_led &pinctrl_ephy1_led
 ++     &pinctrl_ephy2_led &pinctrl_ephy3_led>;
 ++ /*
 ++ * GPIO hog is broken in 18.06, disable this node and use a fake
 ++ * LED instead. (Fixed in 19.07, commit 6d6127e537)
 ++ */
 ++ usb_hub_reset {
 ++ status = "disabled";
 ++ gpio-hog;
 ++ gpios = <27 0>;
 ++ output-high;
 ++ line-name = "usb-hub-reset-gpio";
 ++   };
 + };
 + 
 + &pflash {
 +
 +</code>
  
 ===== Tags ===== ===== Tags =====
 [[meta:tags|How to add tags]] [[meta:tags|How to add tags]]
-{{tag>bcm63xx bcm6368 4Port 2USB b43 128RAM 32Flash MIPS MIPS32 TRNG}}+{{tag>bcm63xx bcm6368 32Flash 128RAM 4Port fastethernet 2USB 802.11abgn b43 overclocking MIPS MIPS32 TRNG}}
  • Last modified: 2024/05/13 08:07
  • by danitool