Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revision Previous revision
Next revision
Previous revision
Next revisionBoth sides next revision
toh:meraki:mx65w [2024/10/29 06:19] – [Data entry] Initial edit. evstoh:meraki:mx65w [2024/10/29 10:16] – Add photos of front and back of board when opened. evs
Line 37: Line 37:
 /*****/ /*****/
  
-{{media:example:genericrouter1.png?200|Generic Router}}+{{:media:meraki:mx65w_topside.jpg?400|}} 
 +{{:media:meraki:mx65w_backside.jpg?400|}} 
  
 <WRAP BOX> <WRAP BOX>
Line 1324: Line 1326:
 </WRAP>\\ </WRAP>\\
  
-==== OpenWrt bootlog ====+==== OpenWrt SNAPSHOT bootlog ====
 <WRAP bootlog> <WRAP bootlog>
-<nowiki>COPY HERE THE BOOTLOG ONCE OPENWRT IS INSTALLED AND RUNNING</nowiki>+<nowiki>U-Boot 2012.10 (May 04 2022 - 23:46:39)Meraki MX64 Boot Kernel Loader 
 + 
 +DEV ID = 0xcf1e 
 +PCIE CFG DEV ID = 0x8025 
 +OTP offset(0x8): 0x78f01c01 
 +OTP offset(0x9): 0xfe400818 
 +OTP offset(0xa): 0xc01b0 
 +OTP offset(0xb): 0x0 
 +OTP offset(0xc): 0x4a00000 
 +OTP offset(0xd): 0xffede250 
 +OTP offset(0xe): 0x1135d17f 
 +OTP offset(0xf): 0x4000 
 +NSP25 32bit DDR 
 +SKU ID = 0x0 
 +DDR type: DDR3 
 +MEMC 0 DDR speed = 800MHz 
 +ddr_init2: Calling soc_ddr40_set_shmoo_dram_config 
 +ddr_init2: Calling soc_ddr40_phy_calibrate 
 +C01. Check Power Up Reset_Bar 
 +C02. Config and Release PLL from reset 
 +C03. Poll PLL Lock 
 +C04. Calibrate ZQ (ddr40_phy_calib_zq) 
 +C05. DDR PHY VTT On (Virtual VTT setup) DISABLE all Virtual VTT 
 +C06. DDR40_PHY_DDR3_MISC 
 +C07. VDL Calibration 
 +C07.1 
 +C07.2 
 +C07.4 
 +C07.4.1 
 +C07.4.4 
 +VDL calibration result: 0x30000003 (cal_steps = 0) 
 +C07.4.5 
 +C07.4.6 
 +C07.5 
 +C08. DDR40_PHY_DDR3_MISC : Start DDR40_PHY_RDLY_ODT.... 
 +C09. Start ddr40_phy_autoidle_on (MEM_SYS_PARAM_PHY_AUTO_IDLE) .... 
 +C10. Wait for Phy Ready 
 +Programming controller register 
 +ddr_init2: Calling soc_ddr40_shmoo_ctl 
 +Validate Shmoo parameters stored in flash ..... OK 
 +Press Ctrl-C to run Shmoo ..... skipped 
 +Restoring Shmoo parameters from flash ..... done 
 +Running simple memory test ..... OK 
 +DDR Tune Completed 
 +DRAM:  2 GiB 
 +WARNING: Caches not enabled 
 +NAND:   Micron MT29F8G08ABACA, Found strap type 0x6 strap page 0x2 
 +256 KiB blocks, 4 KiB pages, 27B OOB, 8-bit 
 +NAND:   chipsize 1024 MiB 
 +*** Warning - bad CRC, using default environment 
 + 
 +In:    serial 
 +Out:   serial 
 +Err:   serial 
 +arm_clk=1200MHz, axi_clk=600MHz, apb_clk=300MHz, arm_periph_clk=600MHz 
 +Enabling icache and dcache 
 +Enabling l2cache 
 +Registering eth 
 +Broadcom BCM IPROC Ethernet driver 0.1 
 +Using GMAC2 (0x18024000) 
 +ERROR: could not get env ethaddr 
 +et0: ethHw_chipAttach: Chip ID: 0xcf1e; phyaddr: 0x1e 
 +bcm_robo_attach: devid: 0x10 
 +robo_serdes_reset_core page(0x16) id2(0x3ff) 
 +robo_serdes_init page(0x16) id0(0x4281) id1(0x4fc0) id2(0x3ff) 
 +robo_serdes_init access page4 via page5 lane1 
 +robo_serdes_init page(0x16) id0(0x4281) id1(0x4fc0) id2(0x3ff) 
 +robo_serdes_init set back to lane0 
 +Hit any key to stop autoboot:  0  
 +UBI: attaching mtd1 to ubi0 
 +UBI: physical eraseblock size:   262144 bytes (256 KiB) 
 +UBI: logical eraseblock size:    253952 bytes 
 +UBI: smallest flash I/O unit:    4096 
 +UBI: VID header offset:          4096 (aligned 4096) 
 +UBI: data offset:                8192 
 +UBI: attached mtd1 to ubi0 
 +UBI: MTD device name:            "mtd=0" 
 +UBI: MTD device size:            1015 MiB 
 +UBI: number of good PEBs:        4060 
 +UBI: number of bad PEBs:         0 
 +UBI: max. allowed volumes:       128 
 +UBI: wear-leveling threshold:    4096 
 +UBI: number of internal volumes: 1 
 +UBI: number of user volumes:     8 
 +UBI: available PEBs:             40 
 +UBI: total number of reserved PEBs: 4020 
 +UBI: number of PEBs reserved for bad PEB handling: 40 
 +UBI: max/mean erase counter: 434/414 
 +Read 0 bytes from volume kernel to 90000000 
 +No size specified -> Using max size (3301376) 
 +## Booting kernel from FIT Image at 90000000 ... 
 +   Using 'config@3' configuration 
 +   Trying 'kernel-1' kernel subimage 
 +     Description:  ARM OpenWrt Linux-6.6.58 
 +     Type:         Kernel Image 
 +     Compression:  gzip compressed 
 +     Data Start:   0x900000e4 
 +     Data Size:    3159860 Bytes = 3 MiB 
 +     Architecture: ARM 
 +     OS:           Linux 
 +     Load Address: 0x60008000 
 +     Entry Point:  0x60008000 
 +     Hash algo:    crc32 
 +     Hash value:   9a50dcc6 
 +     Hash algo:    sha1 
 +     Hash value:   531719c2b6f04dbe3c54b6180cb9667d1f5ab5b9 
 +   Verifying Hash Integrity ... crc32+ sha1+ OK 
 +## Flattened Device Tree from FIT Image at 90000000 
 +   Using 'config@3' configuration 
 +   Trying 'fdt-1' FDT blob subimage 
 +     Description:  ARM OpenWrt meraki_mx65 device tree blob 
 +     Type:         Flat Device Tree 
 +     Compression:  uncompressed 
 +     Data Start:   0x90303950 
 +     Data Size:    16423 Bytes = 16 KiB 
 +     Architecture: ARM 
 +     Hash algo:    crc32 
 +     Hash value:   963fc6b6 
 +     Hash algo:    sha1 
 +     Hash value:   813b74f41afde8c6f2626bce9fa2813ca39fe74a 
 +   Verifying Hash Integrity ... crc32+ sha1+ OK 
 +   Booting using the fdt blob at 0x90303950 
 +   Uncompressing Kernel Image ... OK 
 +boot_prep_linux commandline: console=ttyS0,115200n8 earlyprintk 
 +   Loading Device Tree to dfccd000, end dfcd4026 ... OK 
 + 
 +Starting kernel ... 
 + 
 +[    0.000000] Booting Linux on physical CPU 0x0 
 +[    0.000000] Linux version 6.6.58 (debian-12-buildopenwrt) (arm-openwrt-linux-muslgnueabi-gcc (OpenWrt GCC 13.3.0 r27964-a0eafc3c77) 13.3.0, GNU ld (GNU Binutils) 2.42) #0 SMP Mon O4 
 +[    0.000000] CPU: ARMv7 Processor [413fc090] revision 0 (ARMv7), cr=10c5387d 
 +[    0.000000] CPU: PIPT / VIPT nonaliasing data cache, VIPT aliasing instruction cache 
 +[    0.000000] OF: fdt: Machine model: Cisco Meraki MX65 
 +[    0.000000] printk: bootconsole [earlycon0] enabled 
 +[    0.000000] Memory policy: Data cache writealloc 
 +[    0.000000] Hit pending asynchronous external abort (FSR=0x00001c06) during first unmask, this is most likely caused by a firmware/bootloader bug. 
 +[    0.000000] Zone ranges: 
 +[    0.000000]   Normal   [mem 0x0000000060000000-0x000000008fffffff] 
 +[    0.000000]   HighMem  [mem 0x0000000090000000-0x00000000dffeffff] 
 +[    0.000000] Movable zone start for each node 
 +[    0.000000] Early memory node ranges 
 +[    0.000000]   node   0: [mem 0x0000000060000000-0x00000000dffeffff] 
 +[    0.000000] Initmem setup node 0 [mem 0x0000000060000000-0x00000000dffeffff] 
 +[    0.000000] percpu: Embedded 12 pages/cpu s17556 r8192 d23404 u49152 
 +[    0.000000] Kernel command line: console=ttyS0,115200n8 earlyprintk 
 +[    0.000000] Dentry cache hash table entries: 131072 (order: 7, 524288 bytes, linear) 
 +[    0.000000] Inode-cache hash table entries: 65536 (order: 6, 262144 bytes, linear) 
 +[    0.000000] Built 1 zonelists, mobility grouping on.  Total pages: 522544 
 +[    0.000000] mem auto-init: stack:off, heap alloc:off, heap free:off 
 +[    0.000000] Memory: 2066532K/2097088K available (7165K kernel code, 595K rwdata, 1728K rodata, 1024K init, 290K bss, 30556K reserved, 0K cma-reserved, 1310624K highmem) 
 +[    0.000000] SLUB: HWalign=64, Order=0-3, MinObjects=0, CPUs=2, Nodes=1 
 +[    0.000000] rcu: Hierarchical RCU implementation. 
 +[    0.000000] </nowiki>
 </WRAP>\\ </WRAP>\\
  
  • Last modified: 2024/10/29 10:25
  • by evs