Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revision Previous revision
Next revision
Previous revision
Next revisionBoth sides next revision
docs:instructionset:mipsel_mips32r2 [2017/02/01 16:02] – Download links updated to 17.01 tmomasdocs:techref:instructionset:mipsel_mips32r2 [2022/02/05 16:07] – Add name description b1773rn4n
Line 1: Line 1:
 ====== mipsel_mips32r2 ====== ====== mipsel_mips32r2 ======
  
 +mipsel_mips32r2 stands for\\
 +  * mips: [[https://www.mips.com/|The official MIPS company]]\\
 +  * el: [[https://titanwolf.org/Network/Articles/Article?AID=24e40bf3-9ffa-444b-9a17-307d5cae879f|endian little (little-endian)]]\\
 +  * mips32: The first release of MIPS32, based on MIPS II, added conditional moves, prefetch instructions, and other features from the R4000 and R5000 families of 64-bit processors
 Imagination’s MIPS32 architecture is a highly performance-efficient, industry standard architecture that is at the heart of billions of electronic products, from tiny microcontrollers to high-end networking equipment. It provides a robust instruction set, scalability from 32-bits to 64-bits, a broad-spectrum of software development tools and widespread support from numerous partners and licensees. Imagination’s MIPS32 architecture is a highly performance-efficient, industry standard architecture that is at the heart of billions of electronic products, from tiny microcontrollers to high-end networking equipment. It provides a robust instruction set, scalability from 32-bits to 64-bits, a broad-spectrum of software development tools and widespread support from numerous partners and licensees.
 +  * r2: revision 2
 +
 +===== Description =====
  
 The MIPS32 architecture provides seamless upward compatibility to the 64-bit MIPS64® architecture, bringing powerful features, standardized privileged mode instructions, and support for past ISA versions. The MIPS32 architecture incorporates important functionality including SIMD (Single Instruction Multiple Data) and virtualization. These technologies, in conjunction with technologies such as multi-threading (MT), DSP extensions and EVA (Enhanced Virtual Addressing) enrich the architecture for use with modern software workloads which require larger memory sizes, increased computational horsepower and secure execution environments. The MIPS32 architecture provides seamless upward compatibility to the 64-bit MIPS64® architecture, bringing powerful features, standardized privileged mode instructions, and support for past ISA versions. The MIPS32 architecture incorporates important functionality including SIMD (Single Instruction Multiple Data) and virtualization. These technologies, in conjunction with technologies such as multi-threading (MT), DSP extensions and EVA (Enhanced Virtual Addressing) enrich the architecture for use with modern software workloads which require larger memory sizes, increased computational horsepower and secure execution environments.
Line 17: Line 24:
 /* Link to packages download goes here. */ /* Link to packages download goes here. */
  
-| HTTP   [[https://downloads.lede-project.org/releases/packages-17.01/mipsel_mips32r2/]]      +| HTTP    N/A  
-| FTP    | [[ftp://ftp.halifax.rwth-aachen.de/lede/releases/packages-17.01/mipsel_mips32r2/]]   |+| FTP    |  N/A  |
  
 See [[/downloads#mirrors|Mirrors]] for more download sites. See [[/downloads#mirrors|Mirrors]] for more download sites.
Line 25: Line 32:
  
 ---- datatable ---- ---- datatable ----
-cols   : Package architecture, Target, Subtarget, Brand, Model, Version+cols   : Package architecture, Target, Subtarget, Brand, Model_pageid, Version
 filter : Package architecture=mipsel_mips32r2 filter : Package architecture=mipsel_mips32r2
 filter : Brand!=(EXAMPLE) filter : Brand!=(EXAMPLE)
  • Last modified: 2024/02/12 11:43
  • by 127.0.0.1