Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revision Previous revision
Next revision		 Previous revision
docs:techref:hardware:soc:soc.sifive [2019/08/27 07:15] – tag optimization vgaeteradocs:techref:hardware:soc:soc.sifive [2023/05/28 14:23] (current) – update port status wigyori
Line 1: Line 1:
 ====== SiFive RISC-V SoCs ====== ====== SiFive RISC-V SoCs ======
-RISC-V is a free, open, extensible instruction set architecture (ISA), the specification is now maintained by the nonprofit RISC-V Foundation+RISC-V is a free, open, extensible instruction set architecture (ISA), the specification is now maintained by the nonprofit RISC-V Foundation.
  
 ===== U540 ===== ===== U540 =====
-U540 is the first (and currently only) available Linux-capable RISC-V SoC. +U540 is the first available Linux-capable RISC-V SoC. 
    * 4+1 Multi-Core Coherent Configuration, up to 1.5 GHz    * 4+1 Multi-Core Coherent Configuration, up to 1.5 GHz
-   * 4x U54 RV64GC Application Cores with Sv39 Virtual Memory Support +   * 4x U54 RV64GC cores 
-   * 1x E51 RV64IMAC Management Core +   * 1x E51 Management core 
-   * Coherent 2 MB L2 Cache +   * 2MB L2 Cache 
-   * 64-bit DDR4 with ECC+   * DDR4 ECC memory 
 + 
 +===== U740 ===== 
 +U740 is the second generation of Linux-capable RISC-V SoC. 
 +   * 4+1 Multi-Core Coherent Configuration, up to 1.5 GHz 
 +   * 4x U74 RV64GC cores 
 +   * 1x S7 Management core 
 +   * 2MB L2 Cache 
 +   * DDR4 ECC memory
  
 ==== Status ==== ==== Status ====
-There are three options you can use to run RISC-V: +There are a couple options you can use to run RISC-V: 
-   * [[toh:hifive:unleashed|HiFive Unleashed]] (development board)+   * [[toh:hifive:unleashed|HiFive Unleashed]] 
 +   * [[toh:hifive:unmatched|HiFive Unmatched]]
    * FPGA-based implementation (Virtex7)    * FPGA-based implementation (Virtex7)
    * [[docs:guide-user:virtualization:qemu#openwrt_in_qemu_risc-v|QEMU]] (cheapest option)    * [[docs:guide-user:virtualization:qemu#openwrt_in_qemu_risc-v|QEMU]] (cheapest option)
 +   * Other SoCs (StarFive, Allwinner D1, work is in progress for these chips)
  
-Port status: +Port status: sifiveu merged at 28/May/2023
- +
-   * Builds with musl since 15/May/2019 +
-   * Based on 4.19 +
-   * Booting from SD +
-   * 99% of the OpenWrt package repo built +
- +
-==== Package repository ==== +
- +
-External package repository until the target is merged: +
- +
-<code> +
-# cat /etc/opkg/customfeeds.conf +
-src/gz riscv64_kmod http://openwrt.uid0.hu/riscv64/generic/generic/packages +
-src/gz riscv64_base http://openwrt.uid0.hu/packages/riscv64_riscv64/base +
-src/gz riscv64_packages http://openwrt.uid0.hu/packages/riscv64_riscv64/packages +
-src/gz riscv64_luci http://openwrt.uid0.hu/packages/riscv64_riscv64/luci +
-src/gz riscv64_telephony http://openwrt.uid0.hu/packages/riscv64_riscv64/telephony +
-src/gz riscv64_routing http://openwrt.uid0.hu/packages/riscv64_riscv64/routing +
-</code> +
- +
-To download from this repo, you'll need to remove this line from /etc/opkg.conf: +
- +
-<code> +
-option check_signature 1 +
-</code> +
- +
-(Obviously, this have to be at your discretion.)+
  
 ==== U540 Boot process ==== ==== U540 Boot process ====
  • Last modified: 2019/08/27 07:15
  • by vgaetera