Differences

This shows you the differences between two versions of the page.

--- docs:techref:hardware:soc:soc.sifive [2018/10/29 12:13] – created wigyori
+++ docs:techref:hardware:soc:soc.sifive [2023/05/28 14:23] (current) – update port status wigyori
@@ Line 1: / Line 1: @@
-====== SiFive RISC-V SOCs ======
+====== SiFive RISC-V SoCs ======
+RISC-V is a free, open, extensible instruction set architecture (ISA), the specification is now maintained by the nonprofit RISC-V Foundation.
-RISC-V is a free, open, extensible instruction set architecture (ISA), the specification is now maintained by the nonprofit RISC-V Foundation
+===== U540 =====
+U540 is the first available Linux-capable RISC-V SoC.
+   * 4+1 Multi-Core Coherent Configuration, up to 1.5 GHz
+   * 4x U54 RV64GC cores
+   * 1x E51 Management core
+   * 2MB L2 Cache
+   * DDR4 ECC memory
-==== U540 ====
+===== U740 =====
+U740 is the second generation of Linux-capable RISC-V SoC.
-U540 is the first (and currently only) available Linux-capable RISC-V SoC.
    * 4+1 Multi-Core Coherent Configuration, up to 1.5 GHz
-   * 4x U54 RV64GC Application Cores with Sv39 Virtual Memory Support
+   * 4x U74 RV64GC cores
-   * 1x E51 RV64IMAC Management Core
+   * 1x S7 Management core
-   * Coherent 2 MB L2 Cache
+   * 2MB L2 Cache
-   * 64-bit DDR4 with ECC
+   * DDR4 ECC memory
 ==== Status ====
+There are a couple options you can use to run RISC-V:
+   * [[toh:hifive:unleashed|HiFive Unleashed]]
+   * [[toh:hifive:unmatched|HiFive Unmatched]]
+   * FPGA-based implementation (Virtex7)
+   * [[docs:guide-user:virtualization:qemu#openwrt_in_qemu_risc-v|QEMU]] (cheapest option)
+   * Other SoCs (StarFive, Allwinner D1, work is in progress for these chips)
-There are three options you can use to run RISC-V:
+Port status: sifiveu merged at 28/May/2023
-   * HiFive Unleashed (development board)
-   * FPGA-based implementation (Virtex7)
-   * QEMU (cheapest option)
-Port status:
+==== U540 Boot process ====
+   * The SoC is initialized by a zero/first-stage bootloader called ZSBL/FSBL which is stored in ROM.
+   * The FSBL goes on to boot BBL (Berkeley bootloader), which is a second-stage "proxy" kernel. A device-tree is passed on to the BBL.
+   * The BBL image usually includes the kernel image, which is then booted.
-   * Builds with glibc
+There were some controversies around the full openness of the ZSBL/FSBL (around the DDR init code), but that has been fixed/released in July/18. There are also efforts to replace the FSBL with a U-boot port, but that will still require the BBL to be built.
-   * Based on 4.19
-   * Until 4.19 is merged into trunk with some effort, build issues are expected with netfilter packages
-   * MUSL has linking issues
-   * Booting from SD
-   * Large number of packages built
+===== Devices =====
+The list of related devices:
+{{tagpage>riscv}},
+{{tagpage>riscv64}}
-===== Tags =====
-{{tag>riscv riscv64}}