Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revision Previous revision
Next revision		 Previous revision
docs:techref:hardware:soc:soc.mediatek [2021/02/01 16:53] – [Ralink ramips] danitooldocs:techref:hardware:soc:soc.mediatek [2023/12/24 03:24] (current) – [Ralink ramips] mt7620 and mt7628 driver lmita
Line 28: Line 28:
 | :::    | MT7620            | MT7620a | DDR2 | 2T2R | 24KEc | [[toh:views:toh_dev_arch-target-cpu?dataflt%5BCPU*~%5D=MT7620a|see ToH]]| | :::    | MT7620            | MT7620a | DDR2 | 2T2R | 24KEc | [[toh:views:toh_dev_arch-target-cpu?dataflt%5BCPU*~%5D=MT7620a|see ToH]]|
 | :::    | :::               | MT7620n | SDR/DDR1/2 | 2T2R | 24KEc | [[toh:views:toh_dev_arch-target-cpu?dataflt%5BCPU*~%5D=MT7620n|see ToH]]| | :::    | :::               | MT7620n | SDR/DDR1/2 | 2T2R | 24KEc | [[toh:views:toh_dev_arch-target-cpu?dataflt%5BCPU*~%5D=MT7620n|see ToH]]|
-| :::    | MT7621            | MT7621 | DDR2/3 | n/a | 1004Kc | [[toh:views:toh_dev_arch-target-cpu?dataflt%5BCPU*~%5D=MT7621|see ToH]]|+| :::    | MT7621            | MT7621AT | DDR2/3 | n/a | 1004Kc | [[toh:views:toh_dev_arch-target-cpu?dataflt%5BCPU*~%5D=MT7621*A|see ToH]]| 
 +| :::    | :::               | MT7621ST | DDR2/3 | n/a | 1004Kc | [[toh:views:toh_dev_arch-target-cpu?dataflt%5BCPU*~%5D=MT7621S|see ToH]]|
 | :::    | [[https://www.mediatek.com/products/homeNetworking/mt7628k-n-a|MT7628]]            | MT7628 | DDR1/2 | 2T2R | 24kec  | [[toh:views:toh_dev_arch-target-cpu?dataflt%5BCPU*~%5D=MT7628|see ToH]]| | :::    | [[https://www.mediatek.com/products/homeNetworking/mt7628k-n-a|MT7628]]            | MT7628 | DDR1/2 | 2T2R | 24kec  | [[toh:views:toh_dev_arch-target-cpu?dataflt%5BCPU*~%5D=MT7628|see ToH]]|
 | :::    | MT7688            | MT7688 | DDR1/2 | 1T1R | 24kec  | [[toh:views:toh_dev_arch-target-cpu?dataflt%5BCPU*~%5D=MT7688|see ToH]]| | :::    | MT7688            | MT7688 | DDR1/2 | 1T1R | 24kec  | [[toh:views:toh_dev_arch-target-cpu?dataflt%5BCPU*~%5D=MT7688|see ToH]]|
Line 40: Line 41:
     * RT5350 is still available and cheaper, [[http://cdn.sparkfun.com/datasheets/Wireless/WiFi/RT5350.pdf]]     * RT5350 is still available and cheaper, [[http://cdn.sparkfun.com/datasheets/Wireless/WiFi/RT5350.pdf]]
     * see here for a comparison: [[http://vonger.cn/?p=242]]     * see here for a comparison: [[http://vonger.cn/?p=242]]
 +    * These use the ''rt2800soc'' driver. New features such as 802.11w (required for WPA3) are only supported in software, thus limiting your speed to ~14-18 Mbps.
   * MT7621   * MT7621
     * 2 cores, 4 threads:     * 2 cores, 4 threads:
       * MT7621AT       * MT7621AT
 +      * MT7621DAT: 128MB integrated RAM
     * 1 core, 2 threads:     * 1 core, 2 threads:
       * MT7621ST, MT7621NT       * MT7621ST, MT7621NT
Line 52: Line 55:
     * MT7628K: Embedded 8MB DRAM and L-shape     * MT7628K: Embedded 8MB DRAM and L-shape
     * MT7628N: Same as MT7628A, but without PCle and IoT modes     * MT7628N: Same as MT7628A, but without PCle and IoT modes
 +    * MT7628DAN: 64MB integrated RAM
 +    * The chip uses a driver from the ''mt76'' family. 802.11w is hardware accelerated.
  
 +===== RGMII configuration =====
 +On MT7620A and likely other Ralink / Mediatek SOCs, the RGMII delay is set with the Port I control register in the GSW (gigabit switch) subsystem
 +
 +for boards with uboot and an available console (option 4?), the register can be read with the command
 +
 +    md 0x10117014 1
 +
 +and the following bits tell you the OEM bootloader / chip defaults
 +
 +|BIT(2)|RX no delay|
 +|BIT(3)|TX delay|
 +|BITS(16, 20)|PHY_BASE|
 +|BITS(24, 28)|PHY_DISABLE|
 +
 +For a complete explanation, look for the register 0x7014 in the MT7620 Programming Guide
 +
 +example:
 +
 +10117014: 1f08000c
 +
 +c --> 1100 --> TX delay only
 +
 +8 --> PHY_BASE address
 +
 +1f --> internal PHYs disabled
 +
 +
 +----
 +Remember: You have to read bits from right to left.
 +For example ''1f08000c'' in binary becomes ''00011111000010000000000000001100''
 +<code>
 +0001 1111 0000 1000 0000 0000 0000 1100
 +   |    |    |    |    |    |    |    |   
 +  28   24   20   16   12    8    4    0
 +</code>
  
 ===== MediaTek xDSL ===== ===== MediaTek xDSL =====
Line 70: Line 110:
   * [[http://www.mediatek.com/en/products/connectivity/xdsl/adsl-wifi/RT65168/|RT65168]] It incorporates a MIPS 34Kc CPU and a DMT (Discrete Multi-Tone)-engine for VDSL2   * [[http://www.mediatek.com/en/products/connectivity/xdsl/adsl-wifi/RT65168/|RT65168]] It incorporates a MIPS 34Kc CPU and a DMT (Discrete Multi-Tone)-engine for VDSL2
     * combine with RT63095 AFE (Analog Front-End) for VDSL2     * combine with RT63095 AFE (Analog Front-End) for VDSL2
 +
 +
  
 ==== Linux support for MediaTek xDSL ==== ==== Linux support for MediaTek xDSL ====
  • Last modified: 2021/02/01 16:53
  • by danitool