Differences
This shows you the differences between two versions of the page.
| docs:techref:hardware:soc:soc.allwinner.starfive [2024/03/02 11:32] – created wigyori | docs:techref:hardware:soc:soc.allwinner.starfive [2024/03/02 17:23] (current) – cosmetic wigyori | ||
|---|---|---|---|
| Line 3: | Line 3: | ||
| RISC-V is a free, open, extensible instruction set architecture (ISA), the specification is now maintained by the nonprofit RISC-V Foundation. | RISC-V is a free, open, extensible instruction set architecture (ISA), the specification is now maintained by the nonprofit RISC-V Foundation. | ||
| - | StarFive produces a number of RISC-V SoCs, mostly based on the SiFive designs. | + | StarFive produces a number of RISC-V SoCs, mostly based on the SiFive designs. Upstreaming the device / interface support for them is in progress. |
| ==== Status ==== | ==== Status ==== | ||
| Line 10: | Line 10: | ||
| * Official doc site: https:// | * Official doc site: https:// | ||
| - | ===== StarFive SoCs ===== | + | ===== Supported |
| ^ Target ^ CPU ^ Series | ^ Target ^ CPU ^ Series | ||
| - | ^ starfive | JH7100 | U74 | 2 | 1.0GHz | | + | ^ starfive | JH7100 | U74 | 2 | 1.0GHz | RV64GC |
| - | ^ starfive | JH7110 | U74 | 4 | 1.5GHz | | + | ^ starfive | JH7110 | U74 | 4 | 1.5GHz | RV64GC |
| ==== JH7100 boards ==== | ==== JH7100 boards ==== | ||