This is an old revision of the document!


Allwinner D1 (sun20i)

RISC-V is a free, open, extensible instruction set architecture (ISA), the specification is now maintained by the nonprofit RISC-V Foundation.

Allwinner D1 (sun20i, also known as D1-H) is the first SoC of Allwinner which is based on a RISC-V core. D1 features single RV64GCV core XuanTie C906 from T-Head Semiconductor (subsidiary of Alibaba) and an additional 600 MHz Tensilica HiFi4 DSP.

Peripherals and devices mostly match the sunxi H3 board's ones, as the same IP blocks are being used. Supporting them is generally adding new compatibles into the drivers.

Model RAM Storage Network USB Serial JTAG UEXT Other linux-sunxi page
Nezha D1 512MiB/1GiB/2GiB DDR3 μSD, 256Mb NAND Gigabit Ethernet 1x USB2 yes n/a n/a HDMI, audio, CSI Page
DongshanPi Nezha STU 512MiB μSD Gigabit Ethernet - yes n/a n/a HDMI, 2×20 GPIO Page
MangoPi MQ-Pro 512MiB/1GiB μSD, optional SPI flash RTL8723 - yes n/a n/a HDMI, I2S, additional dock Page
Sipeed LicheePi RV 512MiB μSD RTL8723 - yes n/a n/a HDMI, additional dock Page
This website uses cookies. By using the website, you agree with storing cookies on your computer. Also you acknowledge that you have read and understand our Privacy Policy. If you do not agree leave the website.More information about cookies
  • Last modified: 2024/02/26 21:56
  • by wigyori