This is an old revision of the document!
Allwinner D1 (sun20i)
RISC-V is a free, open, extensible instruction set architecture (ISA), the specification is now maintained by the nonprofit RISC-V Foundation.
Allwinner D1 (sun20i, also known as D1-H) is the first SoC of Allwinner which is based on a RISC-V core. D1 features single RV64GCV core XuanTie C906 from T-Head Semiconductor (subsidiary of Alibaba) and an additional 600 MHz Tensilica HiFi4 DSP.
Status
- Port status: https://github.com/openwrt/openwrt/pull/12845
- Official doc site: https://d1.docs.aw-ol.com/
Hardware Highlights
| Model | RAM | Storage | Network | USB | Serial | JTAG | UEXT | Other | linux-sunxi page |
|---|---|---|---|---|---|---|---|---|---|
| Nezha D1 | 512MiB/1GiB/2GiB DDR3 | μSD, 256Mb NAND | Gigabit Ethernet | 1x USB2 | yes | n/a | n/a | HDMI, audio, CSI | Page |
| DongshanPi Nezha STU | 512MiB | μSD | Gigabit Ethernet | - | yes | n/a | n/a | HDMI, 2×20 GPIO | Page |
| MangoPi MQ-Pro | 512MiB/1GiB | μSD, optional SPI flash | RTL8723 | - | yes | n/a | n/a | HDMI, I2S, additional dock | Page |
| Sipeed LicheePi RV | 512MiB | μSD | RTL8723 | - | yes | n/a | n/a | HDMI, additional dock | Page |