This is an old revision of the document!
Allwinner D1 (sun20i)
RISC-V is a free, open, extensible instruction set architecture (ISA), the specification is now maintained by the nonprofit RISC-V Foundation.
Allwinner D1 (sun20i, also known as D1-H) is the first SoC of Allwinner which is based on a RISC-V core. D1 features single RV64GCV core XuanTie C906 from T-Head Semiconductor (subsidiary of Alibaba) and an additional 600 MHz Tensilica HiFi4 DSP.
Status
Port status: https://github.com/openwrt/openwrt/pull/12845